



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/660,555	09/12/2003	Mitsuaki Izuha	04329.3139	6394
22852	7590	12/16/2005	EXAMINER	
FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER LLP 901 NEW YORK AVENUE, NW WASHINGTON, DC 20001-4413				HU, SHOUXIANG
ART UNIT		PAPER NUMBER		
		2811		

DATE MAILED: 12/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/660,555	IZUHA ET AL.
	Examiner	Art Unit
	Shouxiang Hu	2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 30 January 2005.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-14 is/are pending in the application.

4a) Of the above claim(s) 7-14 is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-6 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some \* c) None of:

- Certified copies of the priority documents have been received.
- Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
- Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>6/20/2005</u> .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

## **DETAILED ACTION**

### ***Election/Restrictions***

According to the previous office actions and the latest amendment, claims 1-14 are pending in this application; and claims 1-6 remain active in this office action.

### ***Claim Objections***

Claims 3, 4 and 6 are objected to because of the following informalities and/or defects:

Claim 3 needs to further clarify which of the recited second and third metal layers are inserted between which of the plugs and the second metal silicide film.

Claim 6 needs to further clarify what is/are the relationship(s) between the recited source/drain extension(s) and the heavily doped impurity region(s).

In claims 6, the term of "first and second impurity diffusion regions" should read as: -- first and second heavily doped impurity diffusion regions--.

Claim 6 recites the subject matters that the lightly doped regions are formed in the first and second impurity diffusion region that are heavily doped, but it is not clear how the lightly doped regions could be formed in the heavily doped regions.

Appropriate correction is required.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ku (Ku et al., High Performance pMOSFETs with  $\text{Ni}(\text{Si}_x\text{Ge}_{1-x})/\text{Poly-Si}_{0.8}\text{Ge}_{0.2}$  Gate, 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 114-115; of record).

Ku discloses a semiconductor device (see the entire article, especially Figs. 1-11), having a MOSFET, the MOSFET being formed through a Ni-salicide process (see the abstract) which naturally comprising: source and drain regions formed in a major surface region of a semiconductor substrate; a gate insulating film formed on a channel region between the source and drain regions; a gate electrode which is formed on the gate insulating film and formed of a poly- $\text{Si}_{1-x}\text{Ge}_x$  layer; a first metal silicide film which is formed on the gate electrode and essentially consists of  $\text{NiSi}_{1-y}\text{Ge}_y$  (see Fig. 8); and second and third metal silicide films which are formed on the source and drain regions, respectively, and essentially consist of  $\text{NiSi}$  (see Fig. 9).

Ku further discloses that the gate electrode of the poly- $\text{Si}_{1-x}\text{Ge}_x$  layer has a  $\text{Ge}/(\text{Si}+\text{Ge})$  composition ratio  $x$  of 0.2, which is substantially close to the upper limit of 0.2 or 0.16 as defined in claims 1 and 2, respectively.

Although Ku does not expressly disclose that the composition ratio x can be a little bit less than the above upper limit of 0.2 or 0.16, it is noted that the composition ratio is an art-known result-oriented parameter of importance subject to routine experimentation and optimization, and that the composition ratio x of less than 0.2 or 0.16 is well within the art-known common range for a poly- $\text{Si}_{1-x}\text{Ge}_x$  layer in the gate electrode (as readily evidenced in the prior art such as Naruse et al., US 5,356,821; see the abstract).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to make the device of Ku with the composition ratio x being less than 0.2 or 0.16 through routine experimentation, so that a device with optimized performance for the MOSFET therein would be obtained.

Regarding claim 5, it is noted that the thickness of the poly- $\text{Si}_{1-x}\text{Ge}_x$  layer in the gate electrode is substantially at least twice that of the first metal silicide film (see Fig. 3); and/or that the thicknesses of the two are both art-known result-oriented parameters of importance subject to routine experimentation and optimization.

Claims 3, 4 and 6, as being best understood in view of the claim objections above, are rejected under 35 U.S.C. 103(a) as being unpatentable over Ku in view of Kaneshiro (Kaneshiro et al., US 5,427,964) and/or Oda (US 6,288,430).

The disclosure of Ku is discussed as applied to claims 1, 2 and 5 above.

Ku does not expressly disclose that the MOSFET in the device can further include contact structures each having a plug with a barrier layer overlying and

connected to each of the gate electrode and the source and drain regions, and/or that the source and drain regions comprise the extensions and doped regions as recited in claim 6. However, one of ordinary skill in the art would readily recognize that such contact structures and/or such source and drain regions are each commonly formed in the art for establishing required and/or reliable contacts to the gate electrode and the source/drain regions, and/or for improving MOSFET performance with reduced short channel effect, respectively, as evidenced in Kaneshiro (see the plugs 96, 101 and 102 in the interlayer dielectric film 54 in Figs. 13 and 14; also see the extended source and drain regions (88, 83, and 74), the lightly doped regions 83 and 84, and the heavily doped regions (at least the top portions of 88 and 89, which include additional dopants than the regions 83 and 84). And, as evidenced in Oda (Fig.3), it is art-known that a tungsten contact plug (35) protected with a TiN barrier layer (34) can be desirably formed for obtaining a reliable interconnection (also see the extended source and drain regions including the lightly doped regions 22 and the heavily doped regions 25).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the source/drain regions of Kaneshiro and/or Oda into the device of Ku, with contact plugs being formed of tungsten and protected with a TiN barrier layer respectively for the gate electrode and the source and drain regions, per the further teachings of Kaneshiro and/or Oda, so that a device with improved performance, and/or with desired and/or reliable interconnections, for the MOSFET therein would be obtained.

***Response to Arguments***

Applicant's arguments with respect to claims 1-6 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. References A and B are cited as being related to a poly-Si<sub>1-x</sub>Ge<sub>x</sub> gate layer.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shouxiang Hu whose telephone number is 571-272-1654. The examiner can normally be reached on Monday through Thursday, 7:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>.

Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SH

December 7, 2005



SHOUXIANG HU  
PRIMARY EXAMINER